



(11) Publication number : **0 631 317 A2**

(12) **EUROPEAN PATENT APPLICATION**

(21) Application number : **94304325.7**

(51) Int. Cl.⁵ : **H01L 25/16, H01L 21/68,
H01L 21/60**

(22) Date of filing : **15.06.94**

(30) Priority : **25.06.93 US 83742**

(43) Date of publication of application :
28.12.94 Bulletin 94/52

(84) Designated Contracting States :
DE FR GB NL

(71) Applicant : **AT & T Corp.**
32 Avenue of the Americas
New York, NY 10013-2412 (US)


(72) Inventor : **Goossen, Keith Wayne**
18 Deborah Lane
Aberdeen, New Jersey 07747 (US)

(74) Representative : **Watts, Christopher Malcolm**
Kelway, Dr. et al
AT&T (UK) Ltd.
5, Mornington Road
Woodford Green Essex, IG8 0TU (GB)

(54) **Integrated semiconductor devices and method for manufacture thereof.**

(57) An integrated semiconductor device is formed by bonding the conductors (C11, C12) of one fabricated semiconductor device (SD) having a substrate (SIS) to the conductors (CO11, CO12) on another fabricated semiconductor device (MOD) having a substrate (SUB), flowing an etch-resist (PH) in the form of a photoresist between the devices, allowing the etch-resist to dry, and removing the substrate (SUB) from one of the semiconductor devices. Preferably the etch-resist is retained to impart mechanical strength to the device. More specifically, a hybrid semiconductor device is formed by bonding the conductors of one or more GaAs/AlGaAs multiple quantum well modulators to conductors on an IC chip, flowing a photoresist between the modulators and the chip, allowing the photoresist to dry, and removing the substrate from the modulator.

FIG. 3



EP 0 631 317 A2

BACKGROUND OF THE INVENTION

This invention relates to bonding of fully-fabricated semiconductor devices onto other fully-fabricated semiconductor devices so as to produce integrated units, and particularly to bonding fully-fabricated photonic elements, such as GaAs/AlGaAs multiple quantum well (MQW) modulators, onto fully-fabricated integrated circuit (IC) chips such as Si or even GaAs.

Integration of photonic devices with silicon IC chips makes it possible to combine the advantages of each. Among photonic devices, GaAs/AlGaAs multiple quantum well (MQW) modulators are particularly beneficial as input/output (I/O) elements on IC chips because they have a high absorption coefficient of light and can serve as both receivers and transmitters. They typically operate at an optical wavelength (λ) of 850 nm (nanometers).

Growing GaAs/AlGaAs on fully-fabricated IC chips has proven difficult because it subjects the IC chips to damage. On the other hand, techniques exist for bonding fully-fabricated semiconductor devices to each other. However, these leave the substrates of each device in place. This subjects the bonds to adverse mechanical stresses that may affect the devices adversely. In the case of GaAs/AlGaAs multiple quantum well (MQW) modulators, the substrates are GaAs which are opaque to the operating wavelength

removal for operation. Nevertheless, it is very difficult to place and bond GaAs/AlGaAs multiple quantum well (MQW) modulators, if they have had their substrates removed, onto silicon IC chips. Prior techniques for bonding fully-fabricated semiconductor devices to each other, and in particular multiple quantum well (MQW) modulators to silicon IC chips, suffer the disadvantages of mechanical stress, opacity, or cumbersome handling.

An object of the invention is to overcome these disadvantages.

Another object of the invention is to improve bonding of semiconductor devices with each other.

Another object of the invention is to improve bonding of photonic elements with electronic elements.

SUMMARY OF THE INVENTION

According to a feature of the invention we achieve such objects by bonding the conductors of one fabricated semiconductor device having a substrate to the conductors on another fabricated semiconductor device having a substrate, flowing an etch-resist between the devices, allowing the etch-resist to dry, and removing the substrate from one of the semiconductor devices.

According to another feature of the invention, one

semiconductor device is a device having one or more GaAs/AlGaAs multiple quantum well modulators and the other semiconductor device is an IC chip, and the substrate on the device with the GaAs/AlGaAs multiple quantum well modulator is removed.

According to another feature of the invention, the etch-resist is a photoresist and is left to impart mechanical strength to the device.

According to another feature of the invention, the etch resist is removed.

These and other features of the invention are pointed out in the claims. Other objects and advantages of the invention will become evident from the following detailed description when read in light of the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a cross-sectional view illustrating a photonic device in the form of an MQW modulator containing a multiple quantum well modulator unit.

Fig. 2 is a cross-sectional view illustrating an arrangement in a step for forming a device that integrates the multiple quantum well modulator with an integrated circuit chip according to features of the invention.

Fig. 3 is a cross-sectional view illustrating an arrangement in another step for forming a device integrating the multiple quantum well modulator with an

vention.

Fig. 4 is a cross-sectional view illustrating a device integrating a photonic element with an electronic element and embodying features of the invention.

Fig. 5 is graph illustrating the reflectivity spectra of the MQW modulator embodying the invention under different reverse biases.

Fig. 6 is a cross-sectional view illustrating a device integrating a number of photonic elements on an IC and embodying features of the invention.

Fig. 7 is a plan view illustrating a device integrating an array of photonic elements on an IC and embodying features of the invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

Figs. 1-4 illustrate a GaAs/AlGaAs 850 nm λ multiple quantum well modulator MOD, and a solder-bonding technique for integrating the GaAs/AlGaAs 850 nm λ modulator with an IC to form the device embodying the invention. Fig. 1 illustrates a multi-strata multiple quantum well modulator MOD for bonding to contacts on a Si device according to the invention.

In the modulator MOD, a GaAs substrate SUB supports a 1.5 μm layer LA1 of n (i.e. n-doped) (10^{18} cm^{-3}) $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ grown on the substrate SUB. A 100 \AA i (i.e. intrinsic) $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ spacer SP1 on the layer

LA1 spaces the latter from an i multiple quantum well modulator unit MQW composed of 55 periods of 90 Å GaAs wells and 30 Å $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ barriers. A 70 Å $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ spacer SP2 on the multiple quantum well modulator unit MQW spaces the latter from a 500 Å p (i.e. p-doped) (10^{18} cm^{-3}) $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer LA2 graded from $X=0.3$ to $x=0$, on the spacer SP2. A 500 Å p^+ ($5 \times 10^{18} \text{ cm}^{-3}$) GaAs layer LA3 covers the layer LA2.

The modulator MOD, at the substrate SUB, forms a 5 mm square piece and has 110x110 μm gold p contacts CG (1000 Å thick) deposited on the layer LA3. The strata MQW, SP2, LA2, LA3, and CG form a 130x130 μm inner mesa ME that extends to within 1500 Å of the n layer LA1. A 50x120 μm, 7000 Å thick, AuGe/Au n contact CO on the n layer LA1 extends upwardly to make its top coplanar with the gold p contact CG. 4000 Å In caps COI1 and COI2 cover respective contacts CG and CO.

Manufacture of the modulator MOD utilizes gas-source molecular beam epitaxy. The structure in Fig. 1, is manufactured according to the following steps:

- Growing the GaAs substrate SUB.
- Growing the 1.5 μm layer LA1 of n (i.e. n-doped) (10^{18} cm^{-3}) $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ on the substrate SUB.
- Growing the 100 Å $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ spacer SP1 on the layer LA1.
- Growing, on the spacer SP1, the i (i.e. intrinsic) multiple quantum well modulator unit MQW composed of 55 periods of 90 Å GaAs wells and 30 Å $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ barriers.
- Growing the 70 Å $\text{Al}_{0.3}\text{Ga}_{0.7}\text{As}$ spacer SP2 on the multiple quantum well modulator unit MQW.
- Growing the 500 Å p^+ (p-doped) (10^{18} cm^{-3}) $\text{Al}_x\text{Ga}_{1-x}\text{As}$ layer LA2 graded from $X=0.3$ to $x=0$, on the spacer SP2.
- Growing the 500 Å p^+ ($5 \times 10^{18} \text{ cm}^{-3}$) GaAs layer LA3 on the layer LA2.

The procedure continues with:

- Processing the edges to the 5 mm square piece of the modulator MOD to the shape shown in Fig. 1.
- Depositing the 110x110 μm gold p contacts CG (1000 Å thick) on the layer LA3.
- Etching the 130x130 μm inner mesa ME1 around the gold contacts to within 1500 Å of the n layer LA1 as shown in Fig. 2.
- Deposition of the 50x120 μm, 7000 Å thick, AuGe/Au n contact CO on the n layer LA1. The contact CO is that thick in order to make its top coplanar with the gold p contact CG.
- Deposition of the 4000 Å In caps CA on both contacts CG and CO.
- Etching the 200x200 μm outer mesa ME2 down into the substrate SUB.
- Alloying the contacts CG and CO at 420°C for

1 minute.

- Thinning the modulator MOD to 200 μm.
- Polishing the back of the substrate SUB for viewing through an infrared microscope.

This completes the modulator MOD. Fig. 2 illustrates the modulator MOD upside down in position above a portion of a Si device SD, such as an IC chip, as a step in formation of the integrated hybrid device embodying the invention. In Fig. 2 the device SD includes a 1 cm square p type Si substrate SIS with Al contacts COA1 and COA2 of the same size and spacing as the p and n contacts CG and CO on the modulator MOD. These Al contacts COA1 and COA2 are set to extend out of the page of Fig. 2 so that they would be exposed when the hybridization process is completed according to an embodiment of the invention. Indium contacts CI1 and CI2 on the Al contacts also have the same size and spacing as the modulator contacts CG and CO.

To integrate the modulator MOD with an IC chip, the following occurs:

- Patterning a 1 cm square p type Si substrate SIS with Al contacts COA1 and COA2 of the same size and spacing as the p and n contacts CG and CO on the modulator MOD. These Al contacts COA1 and COA2 are set to extend out of the page of Fig. 2 so that they would be exposed upon completion of the hybridization process according to an embodiment of the invention.
- Depositing indium contacts COI1 and COI2 on the Al with the same size and spacing of the modulator contacts CG and CO.
- Placing the modulator MOD upside down on the Si piece and aligning it. According to an embodiment of the invention, a precision controller aligns the modulator MOD on the Si device SD.

Fig. 3 shows the modulator MOD on the Si device SD with the In contacts COI1 and COI2 bonded to the contacts CI1 and CI2. Here AZ4210 photoresist PH surrounds the contacts CG, CO, COI1, COI2, COA1, COA2, CI1 and CI2. The structure in Fig. 3 is achieved by the following steps.

- Heating the unit to 200°C for 15 minutes to melt the indium contacts into each other. At this point the resulting unit is relatively stable (i.e., shaking does not cause it to break apart).
- Flowing AZ 4210 photoresist between the modulator MOD and the Si device SD by depositing drops of photoresist PH on the Si substrate about the GaAs/AlGaAs modulator MOD and allowing it to flow against its edge.
- Air drying the photoresist PH for 12 hours. The dried photoresist PH serves two purposes. First, it protects the modulator MOD during substrate etching. Second, it provides additional mechanical support.

Fig. 4 illustrates a structure embodying the invention. Here an AR coating covers the MQW modulator MOD and the surrounding photoresist PH. This structure is the result of the following steps.

- Placing a drop of KOH solution on the surface of the exposed GaAs to remove any GaAs oxide.

Chemically removing the GaAs substrate SUB from the modulator MOD with a jet etcher by delivering a 1x1 mm jet of etchant onto the surface of the substrate SUB. The etchant is 100:1 H₂O₂ : NH₄OH, which stops on the Al_{0.3}Ga_{0.7}As layer LA1. The GaAs etchant does not attack the photoresist appreciably nor Si or Al to the sides of the GaAs/AlGaAs modulator. However, care is taken to quickly deliver the unitary structure into the etchant jet after applying the KOH, because KOH does attack photoresist. The etchant etches the substrate SUB in about 1.5 hours.

To prepare the integrated hybrid unit for use, the Al contacts sticking out from underneath the modulators are probed by poking the probes through the photoresist. These probes then provide connections to the terminals on the hybrid structure.

According to an embodiment of the invention, bond pads extend to the edge of the silicon and the photoresist is applied without coating them. According to another embodiment of the invention, the chip is wire-bonded and packaged before commencing the process.

After wire-bonding the Al pads of a modulator

p contact CG serves as an integral reflector.

Yet another embodiment of the invention involves selective photo-chemical removal of the photoresist PH at the bond pads.

Another embodiment includes using a solvent to remove the photoresist completely. This leaves the integrated device of Si chip and modulator MOD without the mechanical support of the etch resist, but also without the mechanical burden of the substrate SUB.

Samples of the integrated hybrid unit have been fabricated with the photoresist remaining on the structure. In tests made, it was possible to completely remove the 5x5 mm substrate without damaging any section. Since the outer mesas of the modulators MOD were etched into the substrate the photoresist PH completely isolates the integrated structure. According to an embodiment of the invention, the single modulator MOD and the single connection to the Si device SD of Figs. 1 to 4 represents but one of a number of an array of modulators MOD. Each of the latter is grown on a single substrate and bonded to corresponding contacts on the device SD with the single substrate SUB then removed.

Fig. 5 shows the reflectivity spectra of a modulator MOD under different reverse biases, measured with a lamp/monochromator. Near an optical wavelength of 850 nm, a reflectance change from 52% to 26% occurs for a 0 to 10 volt bias swing.

Fig. 6 is a cross-sectional view illustrating a device integrating a number of photonic elements with electronic elements of an IC chip and embodying features of the invention. Here, a number of modulators MOD, identical to the modulators MOD in Fig. 4, are bonded via bonded contacts CN collectively representing the contacts CG, CO, COI1, COI2, COA1, COA2, CI1 and CI2 to the substrate SIS of a Si device SD. The bonding process is the same as the process in Figs. 2 to 4 except that all the modulators MOD start on a single substrate SUB and the Si device includes a number of conductor pairs each matching the conductor pair of the modulator MOD above that pair. Photoresist PH extends between and around the contacts CN and the modulators MOD. A single previously-removed substrate SUB for the modulators MOD appear in phantom lines. The photoresist PH also extends between the substrate SIS and the level of the removed substrate SUB.

Fig. 6 shows a single line of modulators MOD. The invention contemplates two dimensional arrays of such modulator MOD as shown in Fig. 7. Because optical input/outputs(I/O's), such as the multiple quantum well modulators MOD, permit transmission and reception normal to the surface of the chip, such two-dimensional arrays offer substantial possibilities for use in hybrid communication and information processing environments.

According to another embodiment of the inven-

tures of Figs. 6 and 7.

In operation, the output of an off-chip laser splits into an array of spots and focuses on the multiple quantum well modulators MOD, whose reflectance is modulated by the on-chip electronics. This type of system offers the advantage of having a global clock (for oscillating the laser). In addition, it is because such modulators are also efficient detectors that the one modulator can function as both receiver and transmitter.

The invention furnishes a technique for solder-bonding one semiconductor device onto another and removing the substrate from one. In particular the invention provides a method of bonding GaAs/AlGaAs 850 nm λ modulators onto silicon. According to an embodiment of the invention this technique forms whole arrays of devices in one step. This technique provides a method for optoelectronic integration of silicon IC's.

The invention enables the substrate of the optical GaAs/AlGaAs modulator to be removed after it is solder-bonded to a silicon chip. Removal of the substrate is necessary since it is opaque to light at the wavelength needed for operation. In addition, substrate removal alleviates mechanical constraints on the bond. The invention involves flowing of an etch-resist, such as a photoresist, between the chips to allow etching of the substrate. The flow may be en-

hanced by capillary action. The photoresist protects the front sides of the chips during etching and augments mechanical support. The technique has survived several tests of robustness and will support fabrication of large arrays. Although simple, the invention permits the joining of complex electronic circuits with optical inputs and outputs in large numbers.

The invention involves GaAs/AlGaAs p-i-n multiple quantum well modulators solder-bonded to a silicon substrate. The GaAs substrate is chemically removed to allow operation at an optical wavelength of 850 nm. The gold contact to the modulator is used as the reflector. The invention achieves a change in reflectivity from 26% to 52% for 0 to 10 volts bias swing.

The invention promotes the use of photonics in an information processing environment where it is integrated with electronics. The invention takes advantage of the greater capacity of electronics for complexity, functionality, and memory, and the greater capacity of photonics for communications. The photonic devices, such as the multiple quantum well modulators, function as optical interconnects between electronic integrated circuit chips (IC's). The invention involves the integration of photonic elements (both receiver and transmitter) on the IC chip. It takes advantage of the attractive feature of optical input/output (I/O) that it can occur normal to the surface of the chip, and allow two-dimensional arrays of interconnects to be formed, for surface-normal photonic operation.

The invention takes advantage of silicon electronics's effective technology where complex systems such as microprocessors or memory are concerned. It offers the benefit of increased communication capacity to the IC chip when the chip contains a great number of computing elements.

One of the advantages of GaAs/AlGaAs multiple quantum well modulators is their typical operation at 850 nm. This short wavelength allows the formation of small optical spots whose potential spot sizes vary with the wavelength

The structure and process described in connection with Figs. 1 to 4 represent a single example of an integrated semiconductor device which was constructed and tested, and gave the results in Fig. 5. Other embodiments of the invention use other dimensions, particularly area dimensions, and different materials. For example any suitable etch-resist, that is any polymer that resists the etchant and that dries into a mechanically sound solid corresponding to a photoresist, may substitute for the photoresist AZ 4210. The term etch-resist as used herein refers to any polymer that dries to protect an underlying solid from the etchant and includes a photoresist. For embodiments which retain the etch-resist for mechanical support, a suitable etch-resist for use herein is one that becomes sufficiently solid furnish mechanical support. In embodiments which have the etch-resist

removed, the etch resist need not display the supporting mechanical strength.

Moreover the contacts on each semiconductor device need not be coplanar, as long as they complement the heights of the Si-mounted contacts to which they are to be bonded. Also, as an example, the bonding material need not be indium (In). According to other embodiments of the invention, the contacts are gold, or various mixtures of In, Au, Sn, and/or Pb.

Furthermore, the Si device SD need not be a Si IC chip. The Si device SD may be any fully-fabricated semiconductor device such as one made of GaAs. The invention prevents the damage to the semiconductor device which would be caused by growing of one device on the other fully-fabricated device.

While embodiments of the invention have been described in detail, it will be evident to those skilled in the art that the invention may be embodied otherwise without departing from its spirit and scope.

Claims

1. The method of forming an integrated semiconductor device, comprising the steps of:

bonding conductors (CI1, CI2) of a first semiconductor device (SD) having a substrate (SIS) to conductors (COI1, COI2) on a second semiconductor device (MOD) having a substrate (SUB);

flowing an etch-resist (PH) to fill a space between the first semiconductor device and the second semiconductor device;

allowing the etch-resist to dry; and

removing the substrate (SUB) from the second semiconductor device.

2. The method as in claim 1, wherein the step of flowing includes flowing the etch-resist between and around said conductors.

3. The method as in claims 1 or 2, wherein the step of bonding includes forming surfaces of any one of a group comprising In, Au, and mixtures of In, Au, Sn, and Pb on the conductors.

4. The method as in any one of claims 1 to 3, wherein the step of flowing includes flowing sufficient etch-resist so that said etch-resist, when dried, forms a structural support from one of the semiconductor devices to the other.

5. The method as in any one of claims 1 to 4, wherein the second semiconductor device (MOD) is a photonic device and the first semiconductor device (SD) is a Si device.

6. The method as in any one of claims 1 to 5, where-

in the second semiconductor device (MOD) includes a modulator having a GaAs/AlGaAs multiple quantum well modulator unit and said first semiconductor device includes a Si integrated circuit chip.

7. The method as in any one of claims 1 to 6, wherein said second semiconductor device includes:
- a GaAs portion forming said substrate of said second semiconductor device;
 - an n-doped AlGaAs layer (LA1);
 - a multiple quantum well modulator unit (MQW) including GaAs wells and AlGaAs barriers;
 - a p-doped AlGaAs layer (LA2); and
 - a plurality of gold contacts (CO, CG), one contacting said n-doped AlGaAs layer and one contacting said p-doped AlGaAs layer.

8. A method as in any one of claims 1 to 7, wherein the etch resist is a photoresist, and the step of removing includes selectively removing a portion of the photoresist.

9. An integrated semiconductor device, comprising:
- a first semiconductor device (SD) having a substrate (SIS) and conductors (CI1, CI2);
 - a second semiconductor device (MOD) without a substrate and with conductors (CO1,

said conductors on said first semiconductor device being bonded to said conductors on said second semiconductor device;

- an etch-resist (PH) extending between said first and second semiconductor devices.

10. A device as in claim 9, wherein said etch-resist (PH) extends between and around said conductors and around said semiconductor devices.

11. A device as in any one of claims 9 and 10, wherein said conductors on said first semiconductor device are coplanar, and said conductors on said second semiconductor device are coplanar.

12. A device as in any one of claims 9 to 11, wherein said etch-resist forms a structural support from said first semiconductor device to said second semiconductor device.

13. A device as in any one of claims 9 to 12, wherein said second semiconductor device is a photonic device and said first semiconductor device is a Si device.

14. A device as in any one of claims 9 to 13, wherein said second semiconductor device includes a GaAs/AlGaAs multiple quantum well modulator

and said first semiconductor device includes a Si integrated circuit chip.

15. A device as in any one of claims 9 to 14, wherein said second semiconductor device includes:
- a GaAs substrate (SUB);
 - an n-doped AlGaAs layer (LA1);
 - a multiple quantum well modulator unit (MQW) including GaAs wells and AlGaAs barriers;
 - a p-doped AlGaAs layer (LA2); and
 - a plurality of gold contacts (CO, CG), one contacting said n-doped AlGaAs layer and one contacting said p-doped AlGaAs layer.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 631 317 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
18.02.1998 Bulletin 1998/08

(51) Int Cl.⁶: **H01L 25/16**, H01L 21/68,
H01L 21/60

(43) Date of publication A2:
28.12.1994 Bulletin 1994/52

(21) Application number: **94304325.7**

(22) Date of filing: **15.06.1994**

(84) Designated Contracting States:
DE FR GB NL

(72) Inventor: **Goossen, Keith Wayne**
Aberdeen, New Jersey 07747 (US)

(30) Priority: **25.06.1993 US 83742**

(74) Representative:
Watts, Christopher Malcolm Kelway, Dr. et al
Lucent Technologies (UK) Ltd,
5 Mornington Road
Woodford Green Essex, IG8 0TU (GB)

(71) Applicant: **AT&T Corp.**
New York, NY 10013-2412 (US)


(54) **Integrated semiconductor devices and method for manufacture thereof**

(57) An integrated semiconductor device is formed by bonding the conductors (CI1, CI2) of one fabricated semiconductor device (SD) having a substrate (SIS) to the conductors (COI1, COI2) on another fabricated semiconductor device (MOD) having a substrate (SUB), flowing an etch-resist (PH) in the form of a photoresist between the devices, allowing the etch-resist to dry, and removing the substrate (SUB) from one of the semicon-

ductor devices.

Preferably the etch-resist is retained to impart mechanical strength to the device. More specifically, a hybrid semiconductor device is formed by bonding the conductors of one or more GaAs/AlGaAs multiple quantum well modulators to conductors on an IC chip, flowing a photoresist between the modulators and the chip, allowing the photoresist to dry, and removing the substrate from the modulator.

FIG. 3



EP 0 631 317 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 30 4325

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
X	PATENT ABSTRACTS OF JAPAN vol. 013, no. 128 (E-735), 29 March 1989 & JP 63 296272 A (FUJITSU LTD), 2 December 1988, * abstract *	1-5, 9-13	H01L25/16 H01L21/68 H01L21/60
X	US 4 783 594 A (SCHULTE ERIC F. ET AL) * column 4, line 41-65 * * column 5, line 38 - column 6, line 60: figures 1, 5A-5J *	1-5, 9-13	
A	L. J. KOZLOWSKI ET AL.: "LWIR 128x128 GaAs/AlGaAs multiple quantum well hybrid focal plane array" IEEE TRANSACTIONS ON ELECTRON DEVICES., vol. 38, no. 5, May 1991, NEW YORK US, pages 1124-1130. XP000200670 * the whole document *	1.6, 7, 9, 14, 15	
A	PATENT ABSTRACTS OF JAPAN vol. 011, no. 165 (E-510), 27 May 1987 & JP 61 296729 A (FUJITSU LTD), 27	1, 9	TECHNICAL FIELDS SEARCHED (Int.Cl.5)
A	* abstract * PATENT ABSTRACTS OF JAPAN vol. 013, no. 110 (E-728), 16 March 1989 & JP 63 281460 A (FUJITSU LTD), 17 November 1988, * abstract *	1, 3, 5, 9, 13	
A	GOOSSEN K W ET AL: "GAAS-ALGAAS MULTIQUANTUM WELL REFLECTION MODULATORS GROWN ON GAAS AND SILICON SUBSTRATES" IEEE PHOTONICS TECHNOLOGY LETTERS, vol. 1, no. 10, 1 October 1989, pages 304-306, XP000081625 -/-		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 23 December 1997	Examiner Visentin, A
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure F : intermediate document I : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EP0 FORM 1503 03 82 (PatCO1)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 30 4325

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.5)
A	US 4 871 921 A (GURNEE MARK N) -----		
			TECHNICAL FIELDS SEARCHED (Int.Cl.5)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 23 December 1997	Examiner Visentin, A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X particularly relevant if taken alone Y particularly relevant if combined with another document of the same category A technological background C non-written disclosure P intermediate document</p> <p>T theory or principle underlying the invention E earlier patent document, but published on, or after the filing date D document cited in the application L document cited for other reasons 3 member of the same patent family, corresponding document</p>			

EP 0 631 317 A3 (1997) (11/12/97)

